Verilog Language

?
PCI Express Protocal Clarification
Replies
0
Views
166
-
?
?
a professional bus community and resource
Replies
0
Views
155
-
?
M
when to use integer and when to use register
Replies
2
Views
433
michaelst@gmail.com
M
?
regarding Open core protocol(OCP)
Replies
0
Views
176
-
?
J
XST synthesis gripe/sub-optimization
Replies
1
Views
303
Allan Herriman
A
?
Simple synthesizable verilog question
Replies
4
Views
544
Chris F Clark
C
M
How to tell what is synthesizable and what is not?
Replies
3
Views
453
selva kumar
S
A
Code Coverage, Verification--IMP
Replies
2
Views
459
Abbs
A
M
absolute path for a memory file
Replies
2
Views
560
Petter Gustad
P
V
Observed a bug in the Model sim V 6.0a
Replies
14
Views
695
vssumesh
V
M
simple adder that takes several cycles to complete addition
Replies
0
Views
107
Mahurshi Akilla
M
M
<= and =
Replies
18
Views
2K
Jan Decaluwe
J
?
Simulation of Xilinx ROcket IOs
Replies
0
Views
108
-
?
F
How do I make dual-port RAM from single port RAM?
2
Replies
34
Views
2K
Josep Durán
J
P
ncverilog: command line options
Replies
1
Views
428
michaelst@gmail.com
M
?
Netlist Statistic
Replies
0
Views
105
-
?
?
Rotating a register in verilog
Replies
14
Views
7K
Mahurshi Akilla
M
M
Verilog HDL by Samir Palnitkar
Replies
0
Views
104
Mahurshi Akilla
M
P
What happened to my "task" keyword?
Replies
0
Views
108
Pearls Harbour
P
A
Tool: Verilog testbench to time-voltage table
Replies
2
Views
524
Ralf Hildebrandt
R
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top