Verilog Language

?
Variable bit shift
Replies
8
Views
544
Stephen Williams
S
M
parameter declarations and hierarchical references
Replies
5
Views
998
-
?
R
error
Replies
2
Views
397
ABC
A
G
unexpected results from conditional operator in for loop
Replies
2
Views
485
gorjusborg
G
D
I2C Question! Arbitration under special cases
Replies
0
Views
164
duge0413@gmail.com
D
R
shift operator
Replies
5
Views
437
-
?
?
delaying by half a clock cycle
Replies
4
Views
584
-
?
G
how to do log2(n) in verilog?
Replies
5
Views
713
-
?
D
Evaluating difference between real number and fixed point ap
Replies
7
Views
489
-
?
R
shifting
Replies
1
Views
381
Jonathan Bromley
J
K
pli linking in verilog using modelsim
Replies
4
Views
451
naren
N
M
SAIF problem
Replies
0
Views
180
Michael
M
S
gpio's
Replies
2
Views
421
Jerome
J
D
GPIO verification
Replies
2
Views
455
-
?
S
Generating UCF file for the UART module
Replies
1
Views
367
Guenter
G
I
FPGA Design (Verilog) designers required
Replies
0
Views
167
ICR
I
S
Verilog 2000 data type S
Replies
1
Views
378
mk
M
T
Max clock rates in standard cell?
Replies
3
Views
428
jon@beniston.com
J
H
Delay element
Replies
3
Views
447
Henry
H
A
Verilog PLI: drivers of bi-directional ports
Replies
0
Views
174
Andi
A
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top