Verilog Language

P
Is SystemVerilog appropriate for this group?
Replies
1
Views
554
Jonathan Bromley
J
G
verilog memory implementation
Replies
8
Views
715
gabor
G
P
FYI: v2html
Replies
5
Views
851
johnp
J
S
Qn on synthesis of "default" in the case statement
Replies
1
Views
456
Jonathan Bromley
J
L
MCU/MPU design in Verilog
Replies
2
Views
632
laserbeak43
L
A
case and parameter in Verilog
Replies
1
Views
602
Jonathan Bromley
J
K
Delay assignment issue
Replies
6
Views
752
Jonathan Bromley
J
P
Strange Netlist Simulation Bug
Replies
5
Views
604
pallav
P
K
Recognize string as a signal name
Replies
3
Views
578
Kenneth Brun Nielsen
K
D
Unable to assign array element
Replies
4
Views
534
perich
P
R
All in a single clk cycle
Replies
0
Views
126
RSGUPTA
R
P
Problem with Netlist simulation.
Replies
0
Views
126
pallav
P
A
printing out the scope of a module when istantiated
Replies
2
Views
529
karthik
K
P
what is the longest static prefix of an expression
Replies
2
Views
1K
parag
P
M
why is this so bad?
Replies
12
Views
730
Mike Treseler
M
D
accessing bit in a Dynamic Array
Replies
4
Views
592
parag
P
P
Is the following a correct usage in System Verilog
Replies
0
Views
156
parag
P
1
handbag outlet paypal wholesaler www.brandtrade08.cn
Replies
0
Views
124
12345678
1
W
G-Star jeans www.brandtrade08.cn
Replies
0
Views
137
www.sneaker-shop08.com
W
N
asserting range / bounds of reg array in Verilog
Replies
2
Views
528
Andy
A
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top