Verilog Language

M
Audio output from a Nexys 4 board
Replies
7
Views
2K
-
?
?
Xilinx XC4VLX40-10FFG1148C - Available New
Replies
0
Views
399
-
?
R
Whether is there a VHDL configuration like structure in Veri
Replies
2
Views
1K
Pinhas Krengel
P
A
Implementing JK Flipflop in Verilog
Replies
2
Views
1K
Nikolaos Kavvadias
N
F
Array passing through module
Replies
2
Views
1K
Farhana Sharmin Snigdha
F
?
Problem using genvar for 2 different FOR loop
Replies
3
Views
1K
GaborSzakacs
G
F
Problem in writing iterative relation between input and outp
Replies
0
Views
303
Farhana Sharmin Snigdha
F
R
Why does the variable have error when compiling?
Replies
3
Views
2K
Gabor
G
R
How to explain the summation of bus signal to a reg?
Replies
3
Views
1K
dsc
D
?
need help with these codes i couldnt figure it out
Replies
1
Views
1K
Mark Curry
M
R
Finally! A Completely Open Complete FPGA Toolchain
Replies
16
Views
2K
Aleksandar Kuktin
A
P
gtk wave -two how to questions
Replies
13
Views
2K
Enes Erdin
E
?
verilog query
Replies
0
Views
366
-
?
S
verilog beginners
Replies
0
Views
388
sidra khan
S
A
bandwidth and fifo depth
Replies
2
Views
1K
Michael Kellett
M
A
how to upsize a bus
Replies
2
Views
986
anon
A
?
debugging processor code in Verilog
Replies
9
Views
1K
michael6866
M
J
verilog and timing closure
Replies
3
Views
1K
michael6866
M
S
Logic Data Types
Replies
4
Views
1K
Kevin Neilson
K
Y
verilog Syntax check
Replies
3
Views
1K
GaborSzakacs
G
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top