Cadence

E
standard symbol size?
Replies
1
Views
728
John Gianni
J
C
Verilog-A vector syntax
Replies
0
Views
281
compact
C
J
Cell Layout creation from Standard Cells
Replies
3
Views
771
jools
J
T
Silicon ensemble delay extraction
Replies
0
Views
283
tritue
T
R
VERILOG PLI for TCF with BuildGates & Modelsim
Replies
0
Views
292
Riyaz
R
I
Invitation to Register in ISQED04
Replies
0
Views
270
INFO
I
E
ENCOUNTER terminated by inte rnal (SEGV) error/signal… ??
Replies
0
Views
307
Echo
E
C
cshunt equivalent in spectre?
Replies
2
Views
1K
Chris Price
C
E
what must be associated in verilog file with LEF when import
Replies
0
Views
297
Echo
E
D
Extraction of nfet and pfet
Replies
9
Views
923
S. Badel
S
R
How to setup Cadence SpectreVerilog by Skill language
Replies
2
Views
1K
roland
R
K
vcPropagateChange
Replies
2
Views
620
Kuan Zhou
K
B
A high speed switch?
Replies
2
Views
770
boki
B
S
n2port PSS simulation.
Replies
1
Views
738
Andrew Beckett
A
E
trigger SKILL on copy from library manager
Replies
8
Views
895
Erik Wanta
E
F
Problems to view log files in JobMonitor
Replies
2
Views
655
Fritz Lange
F
N
Different Results between Unix Cadence 4.46 and Linux Cadenc
Replies
1
Views
632
Erik Wanta
E
K
How to generate 32 bit random binrary inputs
Replies
1
Views
635
Erik Wanta
E
E
why the abstract can't creat boundary?
Replies
0
Views
287
Echo
E
S
Diva DRC/Extract >10 times faster with small blocks
Replies
6
Views
800
Diva Physical Verificatio
D
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top