Verific Unveils Perl Interface for Its SystemVerilog, VHDL

[news]

ALAMEDA, CA -- (MARKET WIRE) -- May 19, 2011 --

Verific Design Automation, long known for its SystemVerilog and VHDL front-end solutions used by

Read more...