PLL chip cuts jitter for optical transport networks

N

news

Guest
Silicon Laboratories has introduced a multi-channel clock ICs for high-speed optical transport networks (OTNs). Using the firm's DSP phase-locked loop (PLL) technology...

Read more...
 

Welcome to EDABoard.com

Sponsor

Back
Top