Handel-C to (VHDL or Verilog or EDIF)

hi,
I am trying to generate VHDL or Verlog or EDIF from Handel-C. I always end with an empty (VHDL,Verilog,EDIF) files.
Any one faced this issue before ?? and how to solve it ??
Thanks