EDK : FSL macros defined by Xilinx are wrong

[Theo]

Rick C <gnuarm.deletethisbit@gmail.com> wrote:
> I guess once your design becomes complex enough it isn't so practical to debug it in the HDL simulator. Eh?

We have boxes of 16 and a rack of 80 FPGAs, and this is used for data
onload/offload not debugging. So the simulator won't do ;-P

Theo

 

[Rick C]

On Friday, April 17, 2020 at 4:19:49 PM UTC-4, Theo wrote:

Rick C <gnuarm.deletethisbit@gmail.com> wrote:
I guess once your design becomes complex enough it isn't so practical to debug it in the HDL simulator. Eh?

We have boxes of 16 and a rack of 80 FPGAs, and this is used for data
onload/offload not debugging. So the simulator won't do ;-P

Theo

Have you thought of putting it all into one really big FPGA? 8-o

--

Rick C.

+ Get 1,000 miles of free Supercharging
+ Tesla referral code - https://ts.la/richard11209