Verilog Language

V
Is this a valid module statement?
Replies
1
Views
354
-
?
M
Modelsim problem - mixed VHDL,Verilog & VHO
Replies
4
Views
471
Paul Uiterlinden
P
V
can i use a variable as index
Replies
3
Views
374
vittal
V
D
Formal Logic Equivalent Check (LEC)
Replies
2
Views
398
ABC
A
R
strings in verilog
Replies
5
Views
737
-
?
?
problems with asynhronous design
Replies
1
Views
311
Pinhas
P
G
Implicit Zero Padding?
Replies
8
Views
578
-
?
E
Survey: simulator usage
Replies
18
Views
776
Thomas
T
D
SystemVerilog not use Mail-box directly in VMM and AVM ?
Replies
0
Views
128
Davy
D
D
SystemVerilog interface: virtual and ref
Replies
4
Views
363
Jonathan Bromley
J
H
How to avoid negative slack?
Replies
0
Views
133
himassk
H
R
interface and module in assertion
Replies
2
Views
351
Ajeetha
A
M
Module port declaration
Replies
1
Views
479
ABC
A
J
Automatic verilog module composer/decomposer?
Replies
4
Views
420
Michael
M
S
random delay for data
Replies
3
Views
441
Jonathan Bromley
J
G
Using absolute time unit in initial block
Replies
3
Views
320
Jonathan Bromley
J
R
register indexing
Replies
1
Views
402
John_H
J
?
verilog to schematic diagram and/or to PCB
Replies
0
Views
163
-
?
R
Latch issue
Replies
2
Views
391
johnp
J
G
Cannot view waveform in virsim
Replies
1
Views
661
Jim Wu
J
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top