Verilog Language

L
how to represent "inout" data type in testbenches in "verilo
Replies
2
Views
385
parag_paul@hotmail.com
P
U
Systemverilog preprocessor allow "..."?
Replies
1
Views
393
-
?
?
On using multiple clock edges
Replies
0
Views
155
-
?
C
A very good VLSI chip design website for Designers
Replies
2
Views
423
vlsi-guru
V
?
SystemVerilog cross-module reference resolution error
Replies
0
Views
233
-
?
?
On synchronization methods across clock domains
Replies
4
Views
558
-
?
U
Xilinx XST 9.1, Verilog 2-D arrays, always @*
Replies
9
Views
483
-
?
M
Xilinx Synthesis, Top Level missing a Block in schematic
Replies
0
Views
146
Mirza.AR
M
J
Data Not Showing Up In SimVision
Replies
2
Views
407
Ajeetha (www.noveldv.com)
A
?
Industry publication for Verilog verification tool
Replies
1
Views
497
vertreko
V
T
Parameters
Replies
1
Views
381
Ajeetha (www.noveldv.com)
A
T
`define Multipl Instantiatons
Replies
5
Views
430
-
?
Z
procedural access to instance-arrays or generated instances?
Replies
1
Views
390
Jonathan Bromley
J
G
ANN: Icarus Verilog and Google Summer of Code
Replies
0
Views
154
Guenter
G
P
Bit-width of arithmetic expressions in Verilog-2001? broken
Replies
6
Views
702
Jonathan Bromley
J
L
HELP FRO MEMORY MODELING
Replies
4
Views
472
linuxczar
L
N
Task s in testbench
Replies
5
Views
459
Alex
A
P
Does anyone use Cadence Testbuilder?
Replies
1
Views
355
Ajeetha (www.noveldv.com)
A
T
Verilog generate
Replies
3
Views
491
John_H
J
C
setup and hold violations
Replies
5
Views
464
coolblue
C
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top