Verilog Language

?
I have some doubts in verilog
Replies
3
Views
1K
-
?
T
Jim Hodges, 6StringStu, Six String Stu, James Stuart Hodges
Replies
0
Views
312
Trailer Trash Suzie
T
R
A New Verilog Design tool has University Program
Replies
0
Views
336
Robei LLC
R
V
Sign extension in Modelsim
Replies
2
Views
1K
Alan Fitch
A
F
Modelling log2-quantiser
Replies
7
Views
1K
unfrostedpoptart
U
V
timeformat unit
Replies
3
Views
1K
Alan Fitch
A
V
"Illegal output or inout port connection for "port"
Replies
4
Views
2K
valtih1978
V
V
Breaking out of repeat loop
Replies
1
Views
1K
Alan Fitch
A
N
$random vs. $srandom
Replies
3
Views
1K
Cary R.
C
T
or gate simulation result
Replies
2
Views
886
Cary R.
C
T
Jim Hodges, 6StringStu, Six String Stu, James Stuart Hodges
Replies
0
Views
303
Trailer Trash Suzie
T
R
Why does ISE get angry with this shift register?
Replies
3
Views
1K
GaborSzakacs
G
V
Function returns binary result
Replies
4
Views
914
Cary R.
C
?
Regarding error in XILINX "Non-constant loop condition not s
Replies
8
Views
2K
Mark Curry
M
F
Multi-Channel FIR Filter module
Replies
0
Views
237
Florian Schlembach
F
?
regarding error "Range must be bouded by constant expressio
Replies
2
Views
1K
-
?
?
regarding error "Range must be bouded by constant expression
Replies
0
Views
252
-
?
?
regarding error "Range must be bouded by constant expressio
Replies
0
Views
246
-
?
F
inferred latch when modelling combinational logic
Replies
8
Views
1K
Florian Schlembach
F
D
Source code for content addressable memory with read-write
Replies
4
Views
1K
Ulf Samuelsson
U
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top