FPGA

M
Block RAM simulation VII
Replies
16
Views
844
Vinh Pham
V
F
process table for XMK
Replies
7
Views
482
mohan
M
M
Xilinx 5.2 and EDK 3.2: Simulation given 'Z' ouput form tuto
Replies
3
Views
345
PO Laprise
P
A
SPARTAN-II, busy signal
Replies
1
Views
365
Marc Baker
M
R
Floorplanning techniques
Replies
6
Views
555
MS
M
C
ISP for XCR3256XL
Replies
0
Views
161
chi
C
A
VHDL: Different direction buses
Replies
3
Views
456
arkaitz
A
A
Dual-port and single-port BlockRAM instantiation
Replies
5
Views
480
arkaitz
A
J
increase NIOS processor clock speed on APEX20K200E device
Replies
3
Views
408
George
G
R
MicroBlaze - how much memory?
Replies
1
Views
337
Goran Bilski
G
P
clock recovery from HDB3 data
Replies
1
Views
435
-
?
C
How to assign inferred logic to resource in Quartus
Replies
2
Views
384
Wolfgang Loewer
W
S
Mixing simulation of behavioral and synthesized code
Replies
1
Views
353
pl[N0SP4M]apri
P
R
Position: custom mixed-signal Application Specific Integrate
Replies
0
Views
169
rk
R
E
Ideal Development Machine Specifications
Replies
2
Views
379
Vinh Pham
V
E
Ideal Development Machine Specifications
Replies
10
Views
570
Vinh Pham
V
J
How to explicitly call out cell elements in Altera Stratix?
Replies
0
Views
175
J.Ho
J
O
Synchronization between CPU-clock and FPGA clock.
Replies
4
Views
345
Vinh Pham
V
M
XILINX FPGA: DCM locked Signal
Replies
3
Views
854
Austin Lesea
A
A
Hold violation and PLL
Replies
2
Views
377
Mike Treseler
M
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top