Cadence

P
how to run VHDL-AMS Simulation in Cadence
Replies
3
Views
1K
Andrew Beckett
A
?
Turn on all warnings from spectre in ade
Replies
1
Views
421
Andrew Beckett
A
J
Global nets
Replies
1
Views
472
Andrew Beckett
A
L
Thanks all buddies in this group!!!
Replies
0
Views
142
Lee
L
S
Background simulation of the Spectre
Replies
4
Views
573
Erik Wanta
E
E
AMS Designer tcl script mode determination?
Replies
1
Views
508
Andrew Beckett
A
S
Background simulation of the Spectre
Replies
2
Views
736
Andrew Beckett
A
M
Parameterized Verilog and long-module names in Ambit/PKS
Replies
0
Views
136
mwrew
M
L
Can I do LVS between gate netlist and transistor netlist in
Replies
1
Views
470
Diva Physical Verificatio
D
L
"undefined function: avSwitch" error during LVS in Diva????
Replies
3
Views
539
Kholdoun TORKI
K
F
is tools/dfII/bin/nfsUpdate really useful ?
Replies
1
Views
449
Andrew Beckett
A
C
verilog-A
Replies
1
Views
515
Andrew Beckett
A
F
is tools/dfII/bin/nfsUpdate really useful ?
Replies
1
Views
542
Andrew Beckett
A
C
verilog-A
Replies
1
Views
465
Andrew Beckett
A
F
Analog artist resize - version 1.2.3
Replies
0
Views
126
fogh
F
F
Analog artist resize - version 1.2.3
Replies
0
Views
287
fogh
F
L
Back-annotation for PrimeTime and power compiler in Synopsys
Replies
0
Views
155
Lee
L
B
mouseAddPt() force
2
Replies
23
Views
2K
Bob Moore
B
J
One of My High Technology Contributions to Microchip Design
2 3 4
Replies
62
Views
3K
Michael A. Covington
M
L
DRC in Virtuoso????
Replies
5
Views
634
Diva Physical Verificatio
D
You must log in or register to post here.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top