E
eNo
Guest
Anyone know the difference between LVDS_25 and BLVDS_25 in Xilinx's Virtex
II Pro or point me to a spec. where I can read about the electrical
characteristics of these two? Searching through Xilinx.com has yielded zero.
[When I set IOSTANDARD=BLVDS_25 for some of my differential (OBUFDS)
outputs, I get an Exception during mapping in Xilinx's ISE 6.1.03i. LVDS_25
works fine for all my differential I/O, so I'm wondering whether I can get
away with using LVDS_25 instead.]
--
ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř¤ş°`°ş¤ř,,,,ř¤ş
eNo
ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř¤ş°`°ş¤ř,,,,ř¤ş
II Pro or point me to a spec. where I can read about the electrical
characteristics of these two? Searching through Xilinx.com has yielded zero.
[When I set IOSTANDARD=BLVDS_25 for some of my differential (OBUFDS)
outputs, I get an Exception during mapping in Xilinx's ISE 6.1.03i. LVDS_25
works fine for all my differential I/O, so I'm wondering whether I can get
away with using LVDS_25 instead.]
--
ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř¤ş°`°ş¤ř,,,,ř¤ş
eNo
ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř,,,,ř¤ş°`°ş¤ř¤ş°`°ş¤ř,,,,ř¤ş