Xilinx SelectMAP configuration

B

Brad Eckert

Guest
Hi all,

Is there a VHDL simulation model of the Spartan II/III boot process? I
have some boot logic that runs in a CPLD and I'd like my testbench to
have something that behaves like a booting FPGA.

--
Brad Eckert
 

Welcome to EDABoard.com

Sponsor

Back
Top