Xilinx ISE Webpack problem

U

u_stadler@yahoo.de

Guest
hi

i donwloaded the new ise 8.1 version (i was working with 7.1 before)
and started a new project. wen i generated a new source file i get the
message :

ProjectMgmt - "D:/FPGA/Clock_32_MHz.ngr" line 0 duplicate design unit:
'Module|Clock_32_MHz'

Does anyone know what that means?

Thanks
 
On 12 Feb 2006 00:49:21 -0800, "u_stadler@yahoo.de"
<u_stadler@yahoo.de> wrote:

hi

i donwloaded the new ise 8.1 version (i was working with 7.1 before)
and started a new project. wen i generated a new source file i get the
message :

ProjectMgmt - "D:/FPGA/Clock_32_MHz.ngr" line 0 duplicate design unit:
'Module|Clock_32_MHz'

Does anyone know what that means?

Thanks

Just ignore it. I have been ingoring suche messages for 1 month, with
no problems at all. I suppose it is one of this messages that come out
of having little time to test new versions, and will be corrceted on
future SP

Regards,

Zara
 

Welcome to EDABoard.com

Sponsor

Back
Top