wire or reg ?

[Essen]

Hi all,

I'm confusing about wire and reg type in verilog.
In case statement, if i replace output "reg" with "wire",
is there different between the result?

Thanks for any suggestions!

Essen