Why two hold checks done byTimeQuest

K

kaz

Guest
Hi,

TimeQuest says it uses two hold checks per each setup check. The first hol
check for
previous latch edge with current launch edge and second check for curren
latch edge
with next launch edge. It then gives a diagram which makes sense as on
hold check
could miss the most restrictive case.
The diagram is based on different clocks (possibly latch is at half speed)
My question is:
who will use such clocking and what about other cases of clock frequenc
mismatch?

Regards

Kaz

---------------------------------------
Posted through http://www.FPGARelated.com
 

Welcome to EDABoard.com

Sponsor

Back
Top