where to use CPLD & where to use FPGA?

Hi i am new VLSI technology.
can anybody suggest me the criteria for choosing FPGA/CPLD for design.
which parameters play imp role in distingwishing them?
any guidline for that.

 

[Matt North]

They way i distinguish between the two is:

CPLD
-Instant On
-Non-volatile
-Reconfigurable*
-Fixed Path Delays
-Low/Medium size.

FPGA
-Setup Time
-Volatile
-Reconfigurable
-Good for large designs.

With these points in mind CPLD is normally good for control applications and
logic soaking, FPGA is good for complex designs rich in register
utilisation.



<kulkarku@math.net> wrote in message
news:1141300551.684363.324720@z34g2000cwc.googlegroups.com...

Hi i am new VLSI technology.
can anybody suggest me the criteria for choosing FPGA/CPLD for design.
which parameters play imp role in distingwishing them?
any guidline for that.

 

[Chris S]

I agree with Matt's list but I'd add.

CPLD - handles large sum-of-products logic with fewer levels of logic.

i.e good for very fast decoders and such like.

Chris

 

[Muralidharan]

CPLD can be used in low gate count designs and FPGAs for more complex
ones. CPLD is mainly for Glue logic small controllers and others that
does not require much gates. FPGA can be used for complex algorithm
implementation and we can even implements RAMs. And more over FPGAs are
available with different cores now-a-days.

 

Thanks everybody for the help.

Thomas Stanka wrote:

Hello,

Matt North schrieb:

They way i distinguish between the two is:

CPLD
-Instant On
-Non-volatile

Also valid for some FPGA famillies.

-Reconfigurable*

? Same as FPGA ?

-Fixed Path Delays
-Low/Medium size.

Also true for small FPGAs *g*

FPGA
-Setup Time
-Volatile

Only true for some FPGAs

-Reconfigurable
-Good for large designs.

With these points in mind CPLD is normally good for control applications and
logic soaking, FPGA is good for complex designs rich in register
utilisation.

Nowadays its hard to distinguish between CPLD and FPGA because naming a
device CPLD or FPGA is more marketing than anything else.

Traditional CPLDs have siginifcant less registers and are very limited
in routing pathes, but provide a good timing for each path. FPGAs
provide more registers and are totaly flexible in interconnecting logic
and registers while having longer routing delays [1].

bye Thomas

[1] for compareable technology. Don't expect a 0.5um CPLD to reach the
timing of a Virtex4.