verilog style

[Essen]

Hi All,

Can anyone give me some adive about following code ?

reg A;
reg B;
wire en;

assign C = en && (A != B); // (1) logical AND
assign D = en & (A != B); // (2) bitwise AND

which one is better ? (1) or (2) ?

Thanks for any suggestion!