Verilog standard language or vendor specific?

[CRW]

For the following compiler directives, can you tell me if
they are Verilog standard language (such that all simulators
had better treat them the same) or are they specific to
a particular vendor as to how they are implemented?

`delay_mode_distributed
`delay_mode_path
`delay_mode_unit

Regards, Cliff