variable usage in verilog

[Bluedoze]

Hi,

I'd like to understand variable usage in verilog.
Does sequential block must updates only regs ??, and combinational blocks
must updates either regs, or nets only, but not both.
If that true, whay is that ??

Regards,
BlueDoze