using a "constant" value to drive a wire?

[Srinivas]

Hi,
i'm defining a wire and assingning it a constant value.
the Xilinx ISE doesn't seem to like it much.It's compiling alright but
synt5hesis is warning about instances deleted because of "driving
using continuous assignment" .
any suggestions?
this might be one of the causes relating my FF/latch trimming post
yeasterday.
Not this wire directly but in one conditional statement one of the
FF's is connected to this "constant" driven wire.

any suggestions?

erjs

 

[Swapnajit Mittra]

srinivaserj@gmail.com (Srinivas) wrote in message news:<18bc100b.0412030209.63ca428@posting.google.com>...

Hi,
i'm defining a wire and assingning it a constant value.
the Xilinx ISE doesn't seem to like it much.It's compiling alright but
synt5hesis is warning about instances deleted because of "driving
using continuous assignment" .
any suggestions?
this might be one of the causes relating my FF/latch trimming post
yeasterday.
Not this wire directly but in one conditional statement one of the
FF's is connected to this "constant" driven wire.

any suggestions?

erjs

Why not use the constant directly everywhere? If you think it
makes more sense to define a variable, so that you can change
the constant value later on, use a 'parameter' in stead. That's
what they are for.
--
SystemVerilog DPI tutorial on Project VeriPage:
http://www.project-veripage.com/dpi_tutorial_1.php
For subscribing to Project VeriPage mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>