Tweaking spice models to generate device parameter variation

P

Paul Burridge

Guest
Hi,

I need to check the efficacy of a new FET biasing scheme to see how
tolerant it is to the wide parameter variations one gets with
real-world FETs. Hence, the usual spice model for a FET with its
invariable Vgs(off) and Idss isn't going to be of any use. If I change
the parameter "Vto" (which I believe is the same as Vgs(off) in the
real world from between say -2 to-6 volts, will that alone suffice to
emulate real world manufacturing variations? I mean, will tweaking Vto
alone also change the Idss to the appropriately meaningful value for a
FET's characteristic quadratic transconductance curve?

THanks,

p.
--

"What is now proved was once only imagin'd." - William Blake, 1793.
 
On Tue, 07 Sep 2004 17:59:52 GMT, "Kevin Aylward"
<salesEXTRACT@anasoft.co.uk> wrote:

No. You need to change Beta (or Kp), the transconductance as well. SS
already has built guestimates if you use its WC run facility, so you
don't have to ask these questions, usually...

For frequency response you would also have to change the capacitance
parameters, again, WC are already defaulted in SS:)
Thanks, Kev. These runs are only at a fixed LF, BTW.
--

"What is now proved was once only imagin'd." - William Blake, 1793.
 
Kevin Aylward wrote:
Paul Burridge wrote:


It
would save me having to cobble up my own probably inaccurate
guesstimates, you see.

I'll go back over my defaults to make sure that they are all
reasonable.
Well, I must admit I am rather embarrassed by this. There was another
discrepancy. The Vt multipliers were the wrong way for jfets. That is, a
strong model should have a low vt, weak a high vt. Not sure how this
crept in but I did have:
*these demo models may not be accurate

*worst case models only illustrate functionality

In the WC setup file (SuperSpice.lib, so I did had a cop out:)

I have now updated the download with a corrected version that has better
defaults for the jfets.

Kevin Aylward
salesEXTRACT@anasoft.co.uk
http://www.anasoft.co.uk
SuperSpice, a very affordable Mixed-Mode
Windows Simulator with Schematic Capture,
Waveform Display, FFT's and Filter Design.
 
On Fri, 10 Sep 2004 08:01:58 GMT, "Kevin Aylward"
<salesEXTRACT@anasoft.co.uk> wrote:

Well, I must admit I am rather embarrassed by this. There was another
discrepancy. The Vt multipliers were the wrong way for jfets. That is, a
strong model should have a low vt, weak a high vt. Not sure how this
crept in but I did have:
*these demo models may not be accurate

*worst case models only illustrate functionality

In the WC setup file (SuperSpice.lib, so I did had a cop out:)
Thanks, Kev. I'm grateful to you for looking into this for me before I
carried out any runs. It's reassuring to see that you've been open
about this problem and dealt with it swiftly instead of sweeping it
under the carpet as others might have been tempted to do. Respect is
due!

I have now updated the download with a corrected version that has better
defaults for the jfets.
Many thanks indeed. I'll give it a whirl this afternoon. I had noticed
the spreads of your hi-med-low parameters were quite close together -
pity the manufacturers can't make the real thing to your tolerances!
:)


--

"What is now proved was once only imagin'd." - William Blake, 1793.
 

Welcome to EDABoard.com

Sponsor

Back
Top