trunc in verilog

[arti]

hi

In vhdl I have function trunc
how can I use this function in verilog
exp
a= trunc(b) ;
Is it possible code this function use only gates AND and or ?

regards
arti