Tool to report just the list of undeclared signals :

Hi,

I have a pretty big design that i just finished coding. When try to
compile hundreds of errors are reported for undeclared signals. Most
of those errors are repetition of much smaller set of undeclared
signals. Is there a tool that will report the list of undeclared
signals without repetition to facilitate the easy declaration?

I could probably write it myself in perl, but if anyone can point me to
something like this it would be great!!

Thanks!!

 

I dont think there are any tool for that outside, but as you said, you
can just rectify the first few ones and then recompile to know the
results.

 

[Swapnajit Mittra]

The name of this cult is lint. There are many in the market
- Synopsys Leda, Novas nLint - to name a few.

--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage: http://www.project-veripage.com
For subscribing to the mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>