Tiempo Chooses Verific Design Automation’s SystemVerilog

[news]

SystemVerilog Analyzer, Static Elaborator Serve as Front End to New
Synthesis Software for Asynchronous Chip Design

Read more...