Text compression Huffman Encoder and Decoder

K

kude

Guest
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented o
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the coded dat
be taken and VHDL coded OR can I construct the Binary tree using VHDL? an
I need some hint.

kude



---------------------------------------
Posted through http://www.FPGARelated.com
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the coded data
be taken and VHDL coded OR can I construct the Binary tree using VHDL? and
I need some hint.
Click to expand...
That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
 
Very old hat...

http://www.xilinx.com/support/documentation/application_notes/xapp616.pdf



---------------------------------------
Posted through http://www.FPGARelated.com
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the code
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
Click to expand...
@David Brown,ok but what if I want to construct the tree using th
VHDL,where shall I start? And what logic units will I need ?
thanks


---------------------------------------
Posted through http://www.FPGARelated.com
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the coded
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL?
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
Click to expand...
@David Brown,ok but what if I want to construct the tree using the
VHDL,where shall I start? And what logic units will I need ?
thanks


---------------------------------------
Posted through http://www.FPGARelated.com
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the code
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
Click to expand...
@David Brown,ok but what if I want to construct the tree using th
VHDL,where shall I start? And what logic units will I need ?
thanks


---------------------------------------
Posted through http://www.FPGARelated.com
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the code
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
Click to expand...
@David Brown,ok but what if I want to construct the tree using th
VHDL,where shall I start? And what logic units will I need ?
thanks


---------------------------------------
Posted through http://www.FPGARelated.com
 
On 08/24/2010 09:03 AM, kude wrote:
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the coded
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL?
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.


@David Brown,ok but what if I want to construct the tree using the
VHDL,where shall I start?
Click to expand...
http://www.altavista.com/web/results?fr=altavista&itag=ody&q=Huffman+Encoding&kgs=0&kls=0

And what logic units will I need ?
Click to expand...
Who knows? Finish your project and you can tell us. If you're lucky
there's a book out there on implementing data compression in logic; I
suspect, however, that what there is are a lot of very specific,
narrowly focused materials on specific methods (i.e. "Implementing Video
Compression in Digital Hardware"). And that's if you're lucky -- if
you're not lucky then there are 10 companies out there that have each
learned how to do it, and no one wants to tell anyone else how it's done.

--

Tim Wescott
Wescott Design Services
http://www.wescottdesign.com

Do you need to implement control loops in software?
"Applied Control Theory for Embedded Systems" was written for you.
See details at http://www.wescottdesign.com/actfes/actfes.html
 
On 24/08/2010 13:39, kude wrote:
Hi all,
I am working on text Huffman Encoder and Decoder to be implemented on
FPGA.
and here are things which are not clear for me.
1.Will the binary tree be constructed by software and then the code
data
be taken and VHDL coded OR can I construct the Binary tree using VHDL
and
I need some hint.


That's up to you. If you construct the tree in software and generate
the VHDL from a fixed tree, the hardware will be a lot easier. But then
you have a fixed tree - it will only be efficient for encoding data that
matches that tree.
Click to expand...
@David Brown,ok but what if I want to construct the tree using th
VHDL,where shall I start? And what logic units will I need ?
thanks


---------------------------------------
Posted through http://www.FPGARelated.com
 
kude <tadmas09@n_o_s_p_a_m.gmail.com> wrote:

I am working on text Huffman Encoder and Decoder to be
implemented on FPGA.
Click to expand...
I recommend looking at the literature on systolic arrays.

I am not so sure, but I believe that works well for many
compression algorithms.

Remember that you are building hardware, and the size must
be specified before synthesis. You can't do dynamic allocation
as in many programming languages.

-- glen
 
And can anybody tell me how can I give the input text to the FPGA pls?

---------------------------------------
Posted through http://www.FPGARelated.com
 
And can anybody tell me how can I give the input text to the FPGA pls?

---------------------------------------
Posted through http://www.FPGARelated.com
 
In comp.arch.fpga,
kude <tadmas09@n_o_s_p_a_m.n_o_s_p_a_m.gmail.com> wrote:
And can anybody tell me how can I give the input text to the FPGA pls?
Click to expand...
There are lots of options:
- Implement a PS2 interface on the FPGA and connect a PC keyboard
- Connect 2 HEX switches and an Enter key and input ASCII codes
- Implement a serial port on your FPGA and connect to your PC
- If it's written text, you may want to connect a scanner and
implement OCR
- And many more ...


--
Stef (remove caps, dashes and .invalid from e-mail address to reply by mail)

"People should have access to the data which you have about them. There should
be a process for them to challenge any inaccuracies."
-- Arthur Miller
 
Can anyone have a sample vhdl code for Huffman text Encoder and Decoder
pls?

---------------------------------------
Posted through http://www.FPGARelated.com
 
Does anyone have a sample vhdl code for Huffman text Encoder and Decoder
pls? For static or dynamic Huffman ?



---------------------------------------
Posted through http://www.FPGARelated.com
 
You must log in or register to reply here.

Welcome to EDABoard.com

Sponsor

Back
Top