P
Pacbell User
Guest
Synopsys's Design Compiler now supports basic SV3.1a synthesis capability --
not all language features are supported yet, naturally.
Does Cadence have Systemverilog in their synthesis roadmap?
not all language features are supported yet, naturally.
Does Cadence have Systemverilog in their synthesis roadmap?