Systemverilog package shared var conflict

R

Ron Liu

Guest
Hi
I am doing memory model with SV.

the package is used as a declaration of shared var and function, the package is imported into memory model.

In scenario of 2 instances of the model, shared var conflicts, ie, multiple drive,

How to fix this
 

Welcome to EDABoard.com

Sponsor

Back
Top