SystemVerilog not use Mail-box directly in VMM and AVM ?

D

Davy

Guest
Hi all,

I was told that transaction layer communication is the very important
thing in SystemVerilog testbench construction.

And in VMM and AVM, they use queue (VMM) or virtual interface (AVM) to
mimic the Mail-box idea. Mail-box is defined in standard SystemVerilog
standard.

Why they don't use Mail-box directly? Or is there any disadvantage to
use Mail-box?

Best regards,
Davy
 

Welcome to EDABoard.com

Sponsor

Back
Top