System verilog parser

S

Shamik

Guest
Is there a open source System Verilog parser till date ?
 
On Jul 4, 12:45 am, Shamik <shamik.gang...@gmail.com> wrote:
Is there a open source System Verilog parser till date ?
You can find a Verilog grammar in ANTLR format here:

http://www.antlr.org/grammar/verilog/verilog.g

This just does basic grammar check and whether your input file is
valid Verilog or not.

You can extend this to SystemVerilog and add your tree parser, or
other grammar manipulations/transformations, ...

-- Amal
 
On Jul 4, 8:25 pm, Amal <akhailt...@gmail.com> wrote:
On Jul 4, 12:45 am, Shamik <shamik.gang...@gmail.com> wrote:

Is there a open source System Verilog parser till date ?

You can find a Verilog grammar in ANTLR format here:

http://www.antlr.org/grammar/verilog/verilog.g

This just does basic grammar check and whether your input file is
valid Verilog or not.

You can extend this to SystemVerilog and add your tree parser, or
other grammar manipulations/transformations, ...

-- Amal
Thanks a lot Amal
 

Welcome to EDABoard.com

Sponsor

Back
Top