Synthesis of delay

[jools]

Is it possible to infer or synthesise delay in verilog, my AMS 0.35um
standard cell library has delay elements of around 1ns 2ns 3ns, but no way
to map to them. Any ideas?

 

[johnp]

Ca't you simply instantiate the cells? If it the cell
was named ams35_delay1ns in your library, simply

ams35_delay1ns u0_ams35_delay1ns (.o (delayed_signal), .i
(input_signal) );

John Providenza