synthese and simulable code

O

Olaf Petzold

Guest
Hi,

this time I run into trouble using code written mainly for simulating.
I did try to synthese:

architecture ....

write_c_header : process is -- line 134
file header : text open write_mode is "defs.h";
variable l : line;
begin
write(L, string'("#if !defined(DEFS_H)")
& LF & string'("#define DEFS_H 1") & LF & LF);
....
writeline(header, L);
wait;
end process;

and got errors:

Analyzing Entity <counter> (Architecture <behavioral>).
ERROR:Xst:841 ... line 134: Bad condition in wait statement, or only
one clock per process.

Well, wait isn't syntheseable. The goal is to write an automaticly
generated header for C at simulation time. Further more to use the
file for simulation and synthese. How to archive this?

Thanks and regards,
Olaf
 
Olaf Petzold wrote:
Hi,

this time I run into trouble using code written mainly for simulating.
I did try to synthese:

architecture ....

write_c_header : process is -- line 134
file header : text open write_mode is "defs.h";
variable l : line;
begin
write(L, string'("#if !defined(DEFS_H)")
& LF & string'("#define DEFS_H 1") & LF & LF);
....
writeline(header, L);
wait;
end process;

and got errors:

Analyzing Entity <counter> (Architecture <behavioral>).
ERROR:Xst:841 ... line 134: Bad condition in wait statement, or only
one clock per process.

Well, wait isn't syntheseable. The goal is to write an automaticly
generated header for C at simulation time. Further more to use the
file for simulation and synthese. How to archive this?
Perhaps you should read the manual that came with your synthesis tool.

-a
 
Perhaps you should read the manual that came with your synthesis tool.
Well,

-- pragma synthesis_off
code
-- pragma synthesis_on

does the job on xst.

Thanks,
Olaf
 

Welcome to EDABoard.com

Sponsor

Back
Top