SV assertion to check for overflow?

All,

I was just wondering is there a neat way of writing a system verilog
assertion to check for an overflow, so as to check the associated
saturation logic is functioning correctly?

Any comments welcome