Suggestions/Recommendations with CPLD's and Software

H

Henry

Guest
I'm looking for some suggestions/recommendations with CPLD's and development
software.



I'm new to CPLD's and a couple projects of mine will involve redesigning
existing "though hole" hardware using a CPLD. I've researching some Xilinx
products, and believe the 9500 series will do everything I need, as my needs
really aren't that great. My only issue with the ISE software is I need to
recreate all the TTL IC logic from scratch, which will prove to be very time
consuming. I was hoping to find a design package that would already have
existing "groups" of TTL logic designed so I won't have to take as much time
with the schematic design and layout. For example in ISE it took me about
15 minutes just to draw the logic to a 74LS245. Only took me 3 minutes to
"wire" it up.



Any recommendations on other companies, other software and your experiences
with them would be appreciated.



Thanks for your time.





Henry

GSE-Reactive.com

My email is listed on the site if you wish to contact me directly.
 
On Mon, 7 Nov 2005 20:52:43 -0500, "Henry" <apl2research@comcast.net>
wrote:

I'm looking for some suggestions/recommendations with CPLD's and development
software.



I'm new to CPLD's and a couple projects of mine will involve redesigning
existing "though hole" hardware using a CPLD. I've researching some Xilinx
products, and believe the 9500 series will do everything I need, as my needs
really aren't that great. My only issue with the ISE software is I need to
recreate all the TTL IC logic from scratch, which will prove to be very time
consuming. I was hoping to find a design package that would already have
existing "groups" of TTL logic designed so I won't have to take as much time
with the schematic design and layout. For example in ISE it took me about
15 minutes just to draw the logic to a 74LS245. Only took me 3 minutes to
"wire" it up.
Altera's Quartus and Max+PlusII programs include TTL-equivalent
symbols, so you can configure their CPLDs by drawing schematics while
thinking in TTL.






--
Peter Bennett VE7CEI
email: peterbb4 (at) interchange.ubc.ca
GPS and NMEA info and programs: http://vancouver-webpages.com/peter/index.html
Newsgroup new user info: http://vancouver-webpages.com/nnq
 

Welcome to EDABoard.com

Sponsor

Back
Top