StratixII GX development board

A

axalay

Guest
Good day!
In fitter I have some identical errors:

Error: Cannot place pin Ddr2SdramDq[28] to location AN17
Error: Can't place VREF pin AR16 (VREFGROUP_B7_N1) for pin
Ddr2SdramDq[28] of type bi-directional with SSTL-18 Class II I/O
standard at location AN17
Error: Too many output and bidirectional pins in I/O bank 7 assigned
near VREF pin AR16 (VREFGROUP_B7_N1) on device EP2SGX90FF1508C3 -- no
more than 20 output and bidirectional pins allowed near the VREF pin
when voltage referenced pins are driving in, but there are potentially
21 pins driving out

Help!!!
 

Welcome to EDABoard.com

Sponsor

Back
Top