SRAM vs Cache

M

Michael

Guest
Hi all!

What's the difference in "gates density" between a typical
CPU L1 cache and on chip static RAM?

I mean.. how many logic gates are necessary for e.g. 4 KB
of 80486-style L1 cache, and how many for embedded SRAM?

I guess that for the latter it's no less than 65536 gates
(please feel free to provide an exact value!), but for the
L1 cache of equivalent size, how many gates are necessary?
(with gates I mean basic NAND gates).

Thank you!
Mike
 
Please Check in your memory compiler. it's much accurate.

In general case, on chip SRAM has less area, because on-chip cache has ways.
In the implementation, cache way composed by smaller on-chip memories.




"Michael" <NOSPAM@invalid.com> wrote in message
news:bkcgoe$5g8f$1@ID-50260.news.uni-berlin.de...
Hi all!

What's the difference in "gates density" between a typical
CPU L1 cache and on chip static RAM?

I mean.. how many logic gates are necessary for e.g. 4 KB
of 80486-style L1 cache, and how many for embedded SRAM?

I guess that for the latter it's no less than 65536 gates
(please feel free to provide an exact value!), but for the
L1 cache of equivalent size, how many gates are necessary?
(with gates I mean basic NAND gates).

Thank you!
Mike
 

Welcome to EDABoard.com

Sponsor

Back
Top