Specify Blocks

P

Pankaj Golani

Guest
HI all

i wanted to know about the implementation of Conditional Path Delays
using specify blocks.

module(out,a,b)
specify
if (a) (b => out) = 2;
endspecify

My question is that Can we specify the delays based on the state of
some internal signals in specify block ?

Thanks in advance for help

Regards
Pankaj Golani
 

Welcome to EDABoard.com

Sponsor

Back
Top