Spare cell insertion

[Verictor]

Hi,

Can anyone point out some crucial considerations regarding to spare
cell insertions? Besides spare cell insertion during synthesis and
P&R, is it reasonable to have spare cell inserted in Verilog code?

Thanks,