Guest
Hi All,
Do we have any System Tasks and Function in VHDL similar to Verilog
like $stop, $finish
which can be easily used to halt the simulation.
Regards,
Kedar
Do we have any System Tasks and Function in VHDL similar to Verilog
like $stop, $finish
which can be easily used to halt the simulation.
Regards,
Kedar