Simulation in Synopsys

[A2500]

Hi all,

first of all sorry for so basic question might looks a little stupid.

Please advise me " how to simulate Verilog Design before synthesis in
Synopsys" I got information about VCS but not getting a clue how to
start with it. Any kind of link or hint is appereciated.

thanks in advanec,

mirza

 

[Petter Gustad]

"A2500" <mirza.attiq@gmail.com> writes:

Please advise me " how to simulate Verilog Design before synthesis in
Synopsys" I got information about VCS but not getting a clue how to
start with it. Any kind of link or hint is appereciated.

doc/UserGuide/vcs.pdf under your installation-directory is a good
place to start.

Petter
--
A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?

 

[Ajeetha]

Hi Mirza,
Do you have a "testbench" (that you don't pass to Synthesis but
only for sim), if not start doing some google search on that. For VCS,
read doc as suggested, "vcs -doc" is good start with.

Easiest is:

vcs *.v -R

The above will compile all verilog files and run simulation for you -
can't be easier than that

Regards
Ajeetha, CVC
www.noveldv.com

A2500 wrote:

Hi all,

first of all sorry for so basic question might looks a little stupid.

Please advise me " how to simulate Verilog Design before synthesis in
Synopsys" I got information about VCS but not getting a clue how to
start with it. Any kind of link or hint is appereciated.

thanks in advanec,

mirza