Silicon Ensemble + Report RC

S

suresh

Guest
Hi,

I have a routed design (using silicon ensemble) to begin with to which
I make modifications like adding additional logic (nets and components)
afterwhich I place the design all over again and re-route. Is it
possible to estimate congestion - in view of new nets being added? Is
it possible to get capacitance information - using the dspf files that
are written out? What do I look for either in a .dspf or .rspf file?

How do i use the HyperExtract option while doing report RC - will that
help?

I currently have def and dspf file of design before modification and
def and dspf file of design after modification.

Any help would be appreciated.

Thanks,
Suresh
 

Welcome to EDABoard.com

Sponsor

Back
Top