Scheduling Verilog tasks using Tcl

U

umbos

Guest
Hello,
I have a basic question regarding the interaction between Verilog and
Tcl.
I know it's possible to schedule Verilog tasks for execution using Tcl
giving parameters through deposit command.
Anybody knows if any other more efficient way exists to pass
paramaters to the task?

Thanks,
Umberto
 

Welcome to EDABoard.com

Sponsor

Back
Top