Saving a variable to a text file?

A special package exists in VHDL for this reason that is called textio in
the std
library (usual call looks like: use std.textio.all;)

Have a look into this either on the Net or the VHDL book you're using and
I'm sure you'll find what you're looking for.

Greg.


"Kwaj" <k.oteng@NOSPAMstudent.unsw.edu.au> wrote in message
news:403de432$0$22529$5a62ac22@freenews.iinet.net.au...
Is there anyway to write to a text file in VHDL?

cheers
 

Welcome to EDABoard.com

Sponsor

Back
Top