run script

Guest
hi
someone please tell or send me a link of how to write a simple run
script in perl for my testbench.
 
nikhil_err@yahoo.co.in wrote:
hi
someone please tell or send me a link of how to write a simple run
script in perl for my testbench.
What do you want to do? If you want to call simulation executables from
a script like Perl in a UNIX env, then read my post in
news:comp.cad.cadence , subject: "NCSim: controlling a top-level
simulation environment from an external application".

Perl script suits good for parametric simulations in an automated way.

If you need to run single simulations, not parametrizable environment,
even a Makefile does the job you are looking for.

Utku.
 
i want to do parametric simulations. The script should pick up various
test cases in a generic way when it is run.
utku.ozcan@gmail.com wrote:

nikhil_err@yahoo.co.in wrote:
hi
someone please tell or send me a link of how to write a simple run
script in perl for my testbench.

What do you want to do? If you want to call simulation executables from
a script like Perl in a UNIX env, then read my post in
news:comp.cad.cadence , subject: "NCSim: controlling a top-level
simulation environment from an external application".

Perl script suits good for parametric simulations in an automated way.

If you need to run single simulations, not parametrizable environment,
even a Makefile does the job you are looking for.

Utku.
 
you should define as paperwork what you want to parameterize.
Data width? Simulation length? Input stimulus data content?
Do you want to use PARAMETER keyword in Verilog, GENERIC keyword in
VHDL?

Then you can localize your needs.

Just write down and we can give a hint. For free ;-)
This is a taste of verification methodology. Maybe you should talk with
your manager/team first? Because each person/company has its own way..

Utku.

i want to do parametric simulations. The script should pick up various
test cases in a generic way when it is run.
 
hi utku ,
sorry for interrupting .how to write a makefile which runs in linux
environment.
For parameterized simulations we can use $test$plusargs runtime
command.
it is executed only during simulation.
utku.ozcan@gmail.com wrote:
you should define as paperwork what you want to parameterize.
Data width? Simulation length? Input stimulus data content?
Do you want to use PARAMETER keyword in Verilog, GENERIC keyword in
VHDL?

Then you can localize your needs.

Just write down and we can give a hint. For free ;-)
This is a taste of verification methodology. Maybe you should talk with
your manager/team first? Because each person/company has its own way..

Utku.

i want to do parametric simulations. The script should pick up various
test cases in a generic way when it is run.
 
how to write a makefile which runs in linux environment.
Please consult a manual for Makefile. It is no more than calling an
executable.

For parameterized simulations we can use $test$plusargs runtime command.
it is executed only during simulation.
This can be parameterized by any external program. Perl, Makefile, csh,
ksh.
Just one of them.

For a more defailed methodology I advise you should talk to an expert.
Because it is not cheap.

Utku.
 
hi Utku

I am new to scripts. If you have some time can you plz show us a sample
test case of may be a 4bit adder and how you write a complete
parametric simulation test case script and execute it?

rik

utku.ozcan@gmail.com wrote:
nikhil_err@yahoo.co.in wrote:
hi
someone please tell or send me a link of how to write a simple run
script in perl for my testbench.

What do you want to do? If you want to call simulation executables from
a script like Perl in a UNIX env, then read my post in
news:comp.cad.cadence , subject: "NCSim: controlling a top-level
simulation environment from an external application".

Perl script suits good for parametric simulations in an automated way.

If you need to run single simulations, not parametrizable environment,
even a Makefile does the job you are looking for.

Utku.
 
Now, I won't show it. Don't be lazy. Read thru postings, try on the
simulator and google.

Utku.

rik wrote:
hi Utku

I am new to scripts. If you have some time can you plz show us a sample
test case of may be a 4bit adder and how you write a complete
parametric simulation test case script and execute it?

rik
 

Welcome to EDABoard.com

Sponsor

Back
Top