Representing signed numbers in VHDL

K

Kingsley Oteng

Guest
is their standard way to represent signed numbers in binary? I know there is
two's complement notation etc etc. but is there a general standard to do
this in binary notation or do people tend to use two's complement?

- Kingsley
 

Welcome to EDABoard.com

Sponsor

Back
Top