Remove unreachable logic from Verilog netlist

Guest
Thought this might be useful: http://nldb.blogspot.com

(it's a verilog netlist parser/tree with some Ruby code to remove
unreachable logic from netlists.)
 
On 20 אפריל, 20:05, kpfal...@gmail.com wrote:
Thought this might be useful:http://nldb.blogspot.com

(it's a verilog netlist parser/tree with some Ruby code to remove
unreachable logic from netlists.)
One can use this perl script as a base for net-list conversion script:
"...I have been asked by friend to convert a post layout verilog net-
list from one vendor to another. The design runs very slow, around 10
MHz, which is very slow. The design was also small in terms of gate
count. So another approach has to be considered in order to make this
project profitable..."
http://bknpk.no-ip.biz/netlistConversion/netlistConversion.html
 

Welcome to EDABoard.com

Sponsor

Back
Top