query

R

ram

Guest
I am implementing IIR Filter in verilog
with equation
y(n)=a*x(n)+(1-a)*y(n-1)
a is floating point no with 5 bits
x is integer with 7 bit input .y(n) is 12 bit with 5bits
floating and 7 bit integer part
I used 2's complement logic for 1-a.
I did multiplication by shit and add.I used rounding function
for y(n) with refernce .5.My problem is i am getting limit cycle
oscillation.How to solve this as I am running out of time for
solution.Help me Thanking you
ram
 

Welcome to EDABoard.com

Sponsor

Back
Top